[45] **Jul. 5, 1983**

[54] CACHED MULTIPROCESSOR SYSTEM WITH PIPELINE TIMING

[75] Inventors: Jega A. Arulpragasam, Stow, Mass.;

Robert A. Giggi, Merrimack, N.H.; Richard F. Lary, Colorado Springs, Colo.; Daniel T. Sullivan, Bolton,

Mass

[73] Assignee: Digital Equipment Corporation,

Maynard, Mass.

[21] Appl. No.: 239,129

[22] Filed: Feb. 27, 1981

Related U.S. Application Data

[63] Continuation-in-part of Ser. No. 116,083, Jan. 28, 1980, Pat. No. 4,345,309.

[51]	Int. Cl.3		G06F 9/10
1521	IIS CL		364/200; 364/900
[22]	C.D. CII	-	264 (200 MC Till-

[56] References Cited

U.S. PATENT DOCUMENTS

4.045.781	8/1977	Levy et al	364/200
4,225,922	9/1980	Porter	364/200

Primary Examiner—Gareth D. Shaw Assistant Examiner—Terence Flyntz Attorney, Agent, or Firm—Cesari and McKenna

571 ABSTRACT

A multiprocessor data processing system, the processors (30) and input/output devices (32) of which share a common control unit (CCU 10) that includes a writethrough cache memory (20), a memory management circuit (22) and an address translation circuit (24). The data processing system further includes random access memory (28) and a secondary storage facility (40, 42, 68, 70). The processors (30) and the input/output devices (32) use the memory management circuit (22), the address translation circuit (24) and the cache memory (20) in an ordered pipelined sequence. When a read command "misses" the cache memory (20), the CCU accesses the memory modules (28) for allocating its cache memory (20) and for returning read data to the processors (30) or input/output devices (32). The CCU also includes a duplicate tag store (67) that maintains a copy of the cache memory address tag store (20A) thereby to enable the CCU to update its cache memory when data is written into a memory location that is to be maintained in the cache memory.

13 Claims, 24 Drawing Figures

